Illinois Team Stacks Three Layers of Silicon Transistors at 200°C, Reporting Near-Perfect Yields for Monolithic 3D Chips
A Nature study reports stacking three silicon transistor layers with 98-100% yields using bonding temperatures no higher than 200°C, offering a route to denser chips without smaller transistors.